Ingrese una palabra o frase en cualquier idioma 👆
Idioma:
Traducción y análisis de palabras por inteligencia artificial ChatGPT
En esta página puede obtener un análisis detallado de una palabra o frase, producido utilizando la mejor tecnología de inteligencia artificial hasta la fecha:
- cómo se usa la palabra
- frecuencia de uso
- se utiliza con más frecuencia en el habla oral o escrita
- opciones de traducción
- ejemplos de uso (varias frases con traducción)
- etimología
Qué (quién) es Very Long Instruction Word - definición
INSTRUCTION SET ARCHITECTURE
Static superscalar; VLIW; Very Long Instruction Word; Vliw; MPPA MANYCORE; Variable length instruction word
Very Long Instruction Word
(VLIW) Used to describe an assembly language {instruction
set} implemented using horizontal microcode. A horizontally
encoded instruction word which encodes four or more operations
might be considered "very long".
VLIW architectures are sometimes classified as a type of
static superscalar architecture. They are static in the
sense that which units operate in parallel is determined by
the instruction rather than by dynamic scheduling at run time.
Producing code for VLIW machines is difficult; {trace
scheduling} is a helpful compiler technique.
The most famous VLIW machine was built by (the late)
Multiflow Computer, Inc.
(1994-11-11)
Very long instruction word
Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP). Whereas conventional central processing units (CPU, processor) mostly allow programs to specify instructions to execute in sequence only, a VLIW processor allows programs to explicitly specify instructions to execute in parallel.
Wikipedia
Very long instruction word
Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP). Whereas conventional central processing units (CPU, processor) mostly allow programs to specify instructions to execute in sequence only, a VLIW processor allows programs to explicitly specify instructions to execute in parallel. This design is intended to allow higher performance without the complexity inherent in some other designs.
