superpipelined - definizione. Che cos'è superpipelined
Diclib.com
Dizionario ChatGPT
Inserisci una parola o una frase in qualsiasi lingua 👆
Lingua:

Traduzione e analisi delle parole tramite l'intelligenza artificiale ChatGPT

In questa pagina puoi ottenere un'analisi dettagliata di una parola o frase, prodotta utilizzando la migliore tecnologia di intelligenza artificiale fino ad oggi:

  • come viene usata la parola
  • frequenza di utilizzo
  • è usato più spesso nel discorso orale o scritto
  • opzioni di traduzione delle parole
  • esempi di utilizzo (varie frasi con traduzione)
  • etimologia

Cosa (chi) è superpipelined - definizione

METHOD OF IMPROVING INSTRUCTION-LEVEL PARALLELISM
Instruction Prefetch Queue; Superpipelined; Deep pipelining; Pipelined CPU; Prefetch instruction queue; Superpipeline; Pipelined processor; Instruction pipeline
  • A bubble in cycle 3 delays execution.

superpipelined         
1. Traditional pipelined architectures have a single pipeline stage for each of: instruction fetch, instruction decode, memory read, ALU operation and memory write. A superpipelined processor has a pipeline where each of these logical steps may be subdivided into multiple pipeline stages. 2. Marketese for pipelined.
Instruction pipelining         
In computer science, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts to keep every part of the processor busy with some instruction by dividing incoming instructions into a series of sequential steps (the eponymous "pipeline") performed by different processor units with different parts of instructions processed in parallel.

Wikipedia

Instruction pipelining

In computer engineering, instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts to keep every part of the processor busy with some instruction by dividing incoming instructions into a series of sequential steps (the eponymous "pipeline") performed by different processor units with different parts of instructions processed in parallel.