Введите слово или словосочетание на любом языке 👆
Язык:
Перевод и анализ слов искусственным интеллектом ChatGPT
На этой странице Вы можете получить подробный анализ слова или словосочетания, произведенный с помощью лучшей на сегодняшний день технологии искусственного интеллекта:
- как употребляется слово
- частота употребления
- используется оно чаще в устной или письменной речи
- варианты перевода слова
- примеры употребления (несколько фраз с переводом)
- этимология
put forth an effort - перевод на итальянский
STRAIGHTFORWARD TECHNIQUE USED TO ESTIMATE DELAY IN A CMOS CIRCUIT
Principle of logical effort; Branching Effort; Electrical Effort; Stage Effort
put forth an effort
fare uno sforzo
put option
FINANCIAL INSTRUMENT
European put option; Put options; American Put Option; European put; Long put; Short put
scelta di vendita cedibile ad un prezzo più alto di quello deciso in precedenza allo scopo di evitare la caduta nel tasso di cambio
put out
![[[Jake Beckley]], all-time career leader in putouts among major-league players](https://commons.wikimedia.org/wiki/Special:FilePath/JakeBeckley.jpg?width=200 "[[Jake Beckley]], all-time career leader in putouts among major-league players")
ACTION OF BASEBALL DEFENSIVE PLAYER WHO RECORDS AN OUT; BASEBALL STATISTIC
Put-outs; Put-out; Putouts; Put out; Putout (baseball)
estinguere, mettere fuori, allungare, sporgere, spegnere, seccare, lussarsi, subappaltare
Определение
best effort
<networking> A classification of low priority network traffic,
used especially the Internet.
Different kinds of traffic have different priorities.
Videoconferencing and other types of real-time
communication, for example, require a certain minimum
guaranteed bandwidth and latency and so must be given a
high priority. Electronic mail, on the other hand, can
tolerate an arbitrarily long delay and is classified as a
"best-effort" service.
[Scientific American, Nov. 1994, pp. 83-84 ].
(1995-04-04)
Википедия
Logical effort
The method of logical effort, a term coined by Ivan Sutherland and Bob Sproull in 1991, is a straightforward technique used to estimate delay in a CMOS circuit. Used properly, it can aid in selection of gates for a given function (including the number of stages necessary) and sizing gates to achieve the minimum delay possible for a circuit.
